ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERALDESCRIPTION The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differentia

文件：293.42 Kbytes 页数：17 Pages

ICST

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERALDESCRIPTION The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differentia

文件：293.42 Kbytes 页数：17 Pages

ICST

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERALDESCRIPTION The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differentia

文件：293.42 Kbytes 页数：17 Pages

ICST

ZERO DELAY, DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERALDESCRIPTION The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differentia

文件：293.42 Kbytes 页数：17 Pages

ICST

丝印：ICS8705BYILF；Package：LQFP；Zero Delay, Differential-to-LVCMOS/ LVTTL Clock Generator

FEATURES • Eight LVCMOS/LVTTL outputs, 7Ω typical output impedance • Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • CLK0 input accepts LVCMOS or LVTTL input levels • Output frequenc

文件：478.94 Kbytes 页数：19 Pages

RENESAS

瑞萨

丝印：ICS8705BYILF；Package：LQFP；Zero Delay, Differential-to-LVCMOS/ LVTTL Clock Generator

FEATURES • Eight LVCMOS/LVTTL outputs, 7Ω typical output impedance • Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs • CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • CLK0 input accepts LVCMOS or LVTTL input levels • Output frequenc

文件：478.94 Kbytes 页数：19 Pages

RENESAS

瑞萨