3.3V Phase-Lock Loop Clock Driver

General Description The ICS2509C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2509C operates

文件：248.21 Kbytes 页数：7 Pages

ICST

3.3V Phase-Lock Loop Clock Driver

General Description The ICS2509C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2509C operates

文件：248.21 Kbytes 页数：7 Pages

ICST

3.3V Phase-Lock Loop Clock Driver

Renesas

瑞萨

3.3V phase-lock loop clock driver

Renesas

瑞萨