Dual 4-bit static shift register

DESCRIPTION The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (D), a clock input (CP), four fully buffered parallel outputs (O0 to O3) and an overriding asynchronous master reset input (MR). Information pr

文件：58.08 Kbytes 页数：5 Pages

PHI

飞利浦

Dual 4-bit static shift register

1. General description The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (nD), a clock input (nCP), four fully buffered parallel outputs (Q0 to Q3) and an overriding asynchronous master reset input (nMR)

文件：213.5 Kbytes 页数：11 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Tolerant of slow clock rise and fall times

文件：108.33 Kbytes 页数：15 Pages

恩XP

Tolerant of slow clock rise and fall times

文件：108.33 Kbytes 页数：15 Pages

恩XP

Dual 4-bit static shift register

The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (D), a clock input (CP), four fully buffered parallel outputs (Q0 to Q3) and an overriding asynchronous master reset input (MR). Information present on D is s • Tolerant of slow clock rise and fall times\n• Fully static operation\n• 5 V, 10 V, and 15 V parametric ratings\n• Standardized symmetrical output characteristics\n• Specified from -40 °C to +85 °C.\n• Complies with JEDEC standard JESD 13-B;

Nexperia

安世

Package：16-SOIC（0.154"，3.90mm 宽）；包装：管件 功能：串行至并行 类别：集成电路（IC） 移位寄存器 描述：IC REGISTER STATIC 4BIT 16-SOIC

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Package：16-SOIC（0.154"，3.90mm 宽）；包装：管件 功能：串行至并行 类别：集成电路（IC） 移位寄存器 描述：IC STATIC SHIFT REG 4BIT 16SOIC

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司