CD4059A

CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati

CD4059A

CMOS 可编程 N 分频计数器; • Synchronous Programmable N Counter: N = 3 to 9999 or 15,999\n• Presettable down-counter\n• Fully static operation\n• Mode-select control of initial decade counting function ( 10,8,5,4,2)\n• T2L drive capability\n• Master preset initialization\n• Latchable N output\n• Quiescent current specified to 15 volts\n• Max. input leakage current of 1 µA at 15 volts, full package-temperature range\n• 1 volt noise margin, full package-temperature range\n• 5-V and 10-V parametric ratings\n• Applications \n - Communications digital frequency synthesizers: VHF, UHF, FM, AM, etc.\n• Fixed or programmable frequency division\n• \"Time out\" timer for consumer-application industrial controls\n• Companion Application Note, ICAN-6374, \"Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM andCitizens Band Transceiver Digital Tuners\"\nData sheet acquired from Harris Semiconductor.;

CD4059 standard \"A\" Series types are divide-by-N down-counters that can be programmed to divide an input frequencyby any number \"N\" from 3 to 15,999. The output signal is a pulse one clock-cycle wide occurring at a rate equal to theinput frequency divided by N. This single output has TTL drive capability. The down-counter is preset by means of 16jam inputs.\n The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus (\"divide-by\" number) of the first and last countingsections in accordance with the truth table shown in Table 1. Every time the first (fastest) counting section goes throughone cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate countingsection and into the last counting section, which consists of flip-flops that are not needed for operating the first countingsection. For example, in the 2 mode, only one flip-flop is needed in the first countingsection. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a placevalue of thousands. If 10 is desired for the first section, Ka is set 1, Kb to 1, and Kcto 0. Jam Inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. Theintermediate counting section consists of three cascaded BCD decade (10) counterspresettable by means of Jam Inputs J5 through J16.\n The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputsset the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first countingsection divides by 8, 4, or 2).\n The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9, while theirplace values are still 1, 10, and 100, multiplied by the number of the N mode. Forexample in the 8 mode, the number from which counting-down begins can be preset to:\n 3rd decade:1500 2nd decade:150 1st decade:15 Last counting section 1000 The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore,21,327 is the maximum possible count in the 8 mode.\n The highest count of the various modes is shown in the column entitled Extended Counter Range of Table 1. Controlinputs Kb and Kc can be used to initiate and lock the counter in the \"master preset\" state. In this condition the flip-flopsin the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc bothremain low. The counter begins to count down from the preset state when a counting mode other than the master preset modeis selected.\n The counter should always be put in the master preset mode before the 5 mode is selected.\n Whenever the master preset mode is used, control signals Kb=0 and Kc=0 must be applied for at least 3 full clock pulses.\n After the Master Preset Mode inputs have been changed to one of the modes, the nextpositive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-goingclock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high.Fig. 1 illustrates a total count of 3 ( 8 mode). If the Master Preset mode is startedtwo clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Modeis not used the counter jumps back to the \"JAM\" count when the output pulse appears.\n A \"1\" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remainin the high state until the latch input returns to \"0\". If the Latch Enable is \"0\", the output pulse willremain high for only 1 cycle of the clock-input signal.\n As illustrated in the sample applications, this device is particularly advantageous in communication digital frequencysynthesis (VHF, UHF, FM, AM, etc.) where programmable divide-by-\"N\" counters are an integral part of the synthesizerphase-locked-loop sub-system. The CD4059A can also be used to perform the synthesizer \"Fixed Divide-by-R\"counting function. It is also useful in general-purpose counters for instrumentation functions such as totalizers, productioncounters, and \"time out\" timers.\n The CD4059B-series types are supplied in 24-lead dual-in-line plastic packages (E suffix), and 24-lead small-outline packages (M and M96 suffixes).\n \n

CD4059A

CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER

CD4059A

CMOS Programmable Divide-by-N Counter

CD4059A

CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER

CD4059AD3

丝印：CD4059AD/3；Package：CDIPSB；CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati

CD4059AD3.A

丝印：CD4059AD/3；Package：CDIPSB；CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati

CD4059AM

丝印：CD4059AM；Package：SOIC；CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati

CD4059AM.A

丝印：CD4059AM；Package：SOIC；CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati

CD4059AMG4

丝印：CD4059AM；Package：SOIC；CMOS Programmable Divide-by-N” Counter

OperationalandPerformanceFeatures: ®SynchronousProgrammable+NCounter: N=3to9999or15,999 ®Presettabledown-counter ®Fullystaticoperation =Mode-selectcontrolofinitialdecade countingfunction(+10,8,5,4,2) ®T2Ldrivecapability ®Masterpresetinitializati