3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pin configuration for easy PCB layout and separation of input and output signal

文件：286.98 Kbytes 页数：12 Pages

AD

亚德诺

3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pin configuration for easy PCB layout and separation of input and output sign

文件：306.93 Kbytes 页数：12 Pages

AD

亚德诺

3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pin configuration for easy PCB layout and separation of input and output sign

文件：286.98 Kbytes 页数：12 Pages

AD

亚德诺

3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pin configuration for easy PCB layout and separation of input and output sign

文件：306.93 Kbytes 页数：12 Pages

AD

亚德诺

3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow-through pin configuration for easy PCB layout and separation of input and output signal

文件：286.98 Kbytes 页数：12 Pages

AD

亚德诺

3 V LVDS Quad CMOS Differential Line Receiver

GENERAL DESCRIPTION The ADN4668 is a quad-channel CMOS, low voltage differential signaling (LVDS) line receiver offering data rates of over 400 Mbps (200 MHz) and ultralow power consumption. It features a flow through pin configuration for easy PCB layout and separation of input and output sign

文件：286.98 Kbytes 页数：12 Pages

AD

亚德诺

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 驱动器，接收器，收发器 描述：IC RECEIVER 0/4 16TSSOP

AD

亚德诺

Package：16-TSSOP（0.173"，4.40mm 宽）；包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 类别：集成电路（IC） 驱动器，接收器，收发器 描述：IC RECEIVER 0/4 16TSSOP

AD

亚德诺