Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

FEATURES Serial data input: 8.5 Gbps to 11.3 Gbps No reference clock required Exceeds SONET/SDH requirements for jitter transfer/generation/tolerance Quantizer sensitivity: 9.2 mV p-p typical (limiting amplifier mode) Optional limiting amplifier and equalizer inputs Programmable jitter transfer b

文件：509.87 Kbytes 页数：32 Pages

AD

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

文件：703.27 Kbytes 页数：32 Pages

AD

亚德诺

连续速率8.5 Gbps 至11.3 Gbps 时钟和数据恢复IC，集成限幅放大器/均衡器

ADN2917可提供下列接收器功能：量化、信号电平检测、时钟和数据恢复，适用于从8.5 Gbps到11.3 Gbps的连续数据速率。它可自动锁定至所有数据速率，而无需外部参考时钟或编程。ADN2917抖动性能超越全部SONET/SDH抖动要求，包括抖动传递、抖动产生和抖动容差。\n\n ADN2917提供手动或自动限幅调整和手动采样相位调整。此外，用户还可选择在输入端连接一个限幅放大器或均衡器。均衡器为自适应或可手动设置。\n\n 当输入信号电平降至用户可编程阈值以下时，接收器前端信号丢失(LOS)检测电路会予以提示。LOS检测电路具有迟滞特性，可防止LOS输出震颤。此外， • 串行数据输入：8.5 Gbps至11.3 Gbps\n\n• 无需参考时钟\n\n• 超过SONET/SDH抖动传递/产生/容差要求\n\n• 量化器灵敏度：9.2 mV p-p（典型值，限幅放大器模式）\n\n• 可选限幅放大器和均衡器输入\n\n• 可编程抖动传递带宽，支持G.8251 OTN\n\n• 可编程限幅电平\n\n• 采样相位调整\n\n• 输出极性反转\n\n• 通过I2C可编程LOS阈值\n\n• 通过I2C访问可选特性\n\n• LOS报警（仅限幅放大器模式）\n\n• LOL指示器\n\n• PRBS发生器/检测器\n\n• 应用敏感的功耗调整\n• 352 mW（;

ADI

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

FEATURES Serial data input: 8.5 Gbps to 11.3 Gbps No reference clock required Exceeds SONET/SDH requirements for jitter transfer/generation/tolerance Quantizer sensitivity: 9.2 mV p-p typical (limiting amplifier mode) Optional limiting amplifier and equalizer inputs Programmable jitter transfer b

文件：509.87 Kbytes 页数：32 Pages

AD

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

FEATURES Serial data input: 8.5 Gbps to 11.3 Gbps No reference clock required Exceeds SONET/SDH requirements for jitter transfer/generation/tolerance Quantizer sensitivity: 9.2 mV p-p typical (limiting amplifier mode) Optional limiting amplifier and equalizer inputs Programmable jitter transfer b

文件：509.87 Kbytes 页数：32 Pages

AD

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

FEATURES Serial data input: 8.5 Gbps to 11.3 Gbps No reference clock required Exceeds SONET/SDH requirements for jitter transfer/generation/tolerance Quantizer sensitivity: 9.2 mV p-p typical (limiting amplifier mode) Optional limiting amplifier and equalizer inputs Programmable jitter transfer b

文件：509.87 Kbytes 页数：32 Pages

AD

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

文件：703.27 Kbytes 页数：32 Pages

AD

亚德诺

Continuous Rate 8.5 Gbps to 11.3 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ

文件：703.27 Kbytes 页数：32 Pages

AD

亚德诺

Package：24-WFQFN 裸露焊盘，CSP；包装：托盘 类别：集成电路（IC） 应用特定时钟/定时 描述：IC CLK/DATA REC 11.3 GBPS 24LFCS

AD

亚德诺

Package：24-WFQFN 裸露焊盘，CSP；包装：托盘 类别：集成电路（IC） 应用特定时钟/定时 描述：IC CLK/DATA REC 11.3 GBPS 24LFCS

AD

亚德诺