Network Clock Generator, Two Outputs

GENERAL DESCRIPTION The AD9575 provides a highly integrated, dual output clock generator function including an on-chip PLL core that is optimized for network clocking. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequency synthes

文件：316.94 Kbytes 页数：16 Pages

AD

亚德诺

P-Channel 60-V (D-S) MOSFET

文件：988.33 Kbytes 页数：8 Pages

VBSEMI

微碧半导体

Higher Gate-Source Voltage

文件：102.74 Kbytes 页数：4 Pages

A-POWER

富鼎先进电子

Higher Gate-Source Voltage, Simple Drive Requirement, Fast Switching Characteristic

文件：104.93 Kbytes 页数：4 Pages

A-POWER

富鼎先进电子