Octal D-type transparent latch; 3-state

GENERAL DESCRIPTION The 74HC/HCT573 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inputs and outputs on opposite sides of package allowing easy interface with microp

文件：61.23 Kbytes 页数：7 Pages

PHI

PHI

Octal D-type transparent latch; 3-state

1. General description The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will

文件：279.1 Kbytes 页数：16 Pages

NEXPERIA

安世

Octal D-type transparent latch; 3-state

GENERAL DESCRIPTION The 74HC/HCT573 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inputs and outputs on opposite sides of package allowing easy interface with microp

文件：61.23 Kbytes 页数：7 Pages

PHI

PHI

Octal D-type transparent latch; 3-state

General description The 74HC573-Q100; 74HCT573-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A. Features and benefits ■ Automotive product qualification in accordance with AEC-Q100 (Grad

文件：253.74 Kbytes 页数：19 Pages

恩XP

Octal D-type transparent latch; 3-state

1. General description The 74HC573-Q100; 74HCT573-Q100 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch ou

文件：274.77 Kbytes 页数：16 Pages

NEXPERIA

安世

Octal D-type transparent latch; 3-state

The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresp • Input levels:• For 74HC573: CMOS level\n• For 74HCT573: TTL level\n\n• Inputs and outputs on opposite sides of package allowing easy interface with microprocessors\n• Useful as input or output port for microprocessors and microcomputers\n• 3-state non-inverting outputs for bus-oriented application;

Nexperia

安世

Octal D-type transparent latch; 3-state

The 74HC573-Q100; 74HCT573-Q100 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time i • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Input levels:• For 74HC573-Q100: CMOS level\n• For 74HCT573-Q100: TTL level\n\n• Inputs and outputs on opposite sides of package allowing easy interface with micr;

Nexperia

安世

Octal D-type transparent latch; 3-state

The 74HC573-Q100; 74HCT573-Q100 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time i • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n• Input levels:• For 74HC573-Q100: CMOS level\n• For 74HCT573-Q100: TTL level\n\n• Inputs and outputs on opposite sides of package allowing easy interface with micr;

Nexperia

安世

Package：20-SOIC（0.295"，7.50mm 宽）；包装：管件 类别：集成电路（IC） 锁存器 描述：IC LATCH OCTAL D 3STATE 20SOIC

Nexperia USA Inc.

Package：20-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 锁存器 描述：IC OCTAL D TRANSP LATCH 20SSOP

Nexperia USA Inc.