Quad bistable transparent latch

General description The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A. The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active

文件：57.41 Kbytes 页数：7 Pages

PHI

飞利浦

Quad bistable transparant latch

General description The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A. The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active

文件：87.52 Kbytes 页数：20 Pages

恩XP

Quad bistable transparant latch

1. General description The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs foll

文件：257.81 Kbytes 页数：16 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Quad bistable transparant latch

General description The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A. The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active

文件：87.52 Kbytes 页数：20 Pages

恩XP

Quad bistable transparent latch

The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as l • Complementary Q and Q outputs\n• VCC and GND on the center pins\n• Low-power dissipation\n• Complies with JEDEC standard no. 7A\n• Input levels:• For 74HC75: CMOS level\n\n• ESD protection:• HBM EIA/JESD22-A114F exceeds 2000 V\n• MM EIA/JESD22-A115-A exceeds 200 V\n\n• Multiple package options\n• ;

Nexperia

安世

74HC75DB - Quad bistable transparent latch

Quad bistable transparent latch - The 74HC75 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ output ·Complementary Q and Q outputs\n·VCC and GND on the center pins\n·Low-power dissipation\n·Complies with JEDEC standard no. 7A\n·Input levels:·For 74HC75: CMOS level;

Nexperia

安世

Quad bistable transparant latch

The 74HC75-Q100 is a quad bistable transparent latch with complementary outputs. Two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD)

Nexperia

安世

Package：16-SOIC（0.154"，3.90mm 宽）；包装：管件 类别：集成电路（IC） 锁存器 描述：IC LATCH QUAD BISTABLE 16SOIC

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 锁存器 描述：IC QUAD BIST TRANSP LATCH 16SSOP

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 锁存器 描述：IC LATCH QUAD BISTABLE 16SSOP

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司