4-to-16 line decoder/demultiplexer with input latches; inverting

GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: standard • ICC category: MSI

文件：64.769 Kbytes 页数：8 Pages

PHI

飞利浦

4-to-16 line decoder/demultiplexer with input latches; inverting

FEATURES · Inverting outputs · Output capability: standard · ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4515

文件：67.59 Kbytes 页数：8 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

4-to-16 line decoder/demultiplexer with input latches; inverting

1 General description The 74HC4515 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3) with latches, a latch enable input (LE), an enable input (E) and 16 inverting outputs (Q0, to Q15). When LE is HIGH, the selected output is determined by the data on

文件：212.01 Kbytes 页数：14 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

4-bit Latch/4-to-16-line Decoder

This device presents 4-to-16 line decoder with latched inputs. The HD74HC4515 presents a low level at the selected output. This device consists of four storage latches with common strobe and inhibit (G) inputs. When a low signal is applied to the strobe input, the input data is stored, decoded, and

HITACHI

日立

4-to-16 line decoder/demultiplexer with input latches; inverting

1 General description The 74HC4515 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3) with latches, a latch enable input (LE), an enable input (E) and 16 inverting outputs (Q0, to Q15). When LE is HIGH, the selected output is determined by the data on

文件：212.01 Kbytes 页数：14 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

4-to-16 line decoder/demultiplexer with input latches; inverting

GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: standard • ICC category: MSI

文件：64.769 Kbytes 页数：8 Pages

PHI

飞利浦

4-to-16 line decoder/demultiplexer with input latches; inverting

GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: standard • ICC category: MSI

文件：64.769 Kbytes 页数：8 Pages

PHI

飞利浦

4-to-16 line decoder/demultiplexer with input latches; inverting

GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: standard • ICC category: MSI

文件：64.769 Kbytes 页数：8 Pages

PHI

飞利浦

4-to-16 line decoder/demultiplexer with input latches; inverting

GENERAL DESCRIPTION The 74HC/HCT4515 are high-speed Si-gate CMOS devices and are pin compatible with “4515” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Inverting outputs • Output capability: standard • ICC category: MSI

文件：64.769 Kbytes 页数：8 Pages

PHI

飞利浦

4-to-16 line decoder/demultiplexer with input latches; inverting

The 74HC4515 is a 4-to-16 line decoder/demultiplexer having four binary weighted address inputs (A0 to A3) with latches, a latch enable input (LE), an enable input (E) and 16 inverting outputs (Q0, to Q15).\n When LE is HIGH, the selected output is determined by the data on An. When LE goes LOW, • Inverting outputs\n• CMOS input levels\n• 16-line demultiplexing capability\n• Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs\n• Complies with JEDEC standard no. 7 A\n• ESD protection:• HBM JESD22-A114F exceeds 2000 V\n• MM JESD22-A115-A exceeds 200 V\n\n• Specified from -40 °C t;

Nexperia

安世