7-stage binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the “4024” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：42.02 Kbytes 页数：7 Pages

PHI

飞利浦

7-stage binary ripple counter

1. General description The 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stag

文件：218.94 Kbytes 页数：13 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

7-stage binary ripple counter

1. General description The 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stag

文件：218.94 Kbytes 页数：13 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

7-stage binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the “4024” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：99.41 Kbytes 页数：18 Pages

PHI

飞利浦

7-stage binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the “4024” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：99.41 Kbytes 页数：18 Pages

PHI

飞利浦

7-stage binary ripple counter

General description The 74HC4024-Q100 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stag

文件：219.1 Kbytes 页数：13 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

7-stage binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the “4024” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：99.41 Kbytes 页数：18 Pages

PHI

飞利浦

7-stage binary ripple counter

GENERAL DESCRIPTION The 74HC/HCT4024 are high-speed Si-gate CMOS devices and are pin compatible with the “4024” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. FEATURES • Output capability: standard • ICC category: MSI

文件：99.41 Kbytes 页数：18 Pages

PHI

飞利浦

7-stage binary ripple counter

General description The 74HC4024-Q100 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stag

文件：219.1 Kbytes 页数：13 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

7-stage binary ripple counter

The 74HC4024-Q100 is a 7‑stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH‑to‑LOW transition of CP. A HIGH on MR clears all counter stages and forces all outpu • Automotive product qualification in accordance with AEC-Q100 (Grade 1)• Specified from -40°C to +85°C and from -40°C to +125°C\n\n• Low power dissipation\n• Complies with JEDEC standard no. 7A\n• ESD protection:• MIL-STD-883, method 3015 exceeds 2000V\n• HBM JESD22-A114F exceeds 2000V\n• MM JESD22;

Nexperia

安世