Quad bilateral switches

GENERAL DESCRIPTION The 74HC/HCT4016 are high-speed Si-gate CMOS devices and are pin compatible with the “4016” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4016 have four independent analog switches (transmission gates). FEATURES •

文件：109.95 Kbytes 页数：14 Pages

PHI

飞利浦

Quad single-pole single-throw analog switch

1. General description The 74HC4016 is a quad single pole, single throw analog switch. Each switch features two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off. Inputs include clamp diodes. This enables the use of current

文件：847.4 Kbytes 页数：21 Pages

NEXPERIANexperia B.V. All rights reserved

安世安世半导体(中国)有限公司

Quad bilateral switches

GENERAL DESCRIPTION The 74HC/HCT4016 are high-speed Si-gate CMOS devices and are pin compatible with the “4016” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4016 have four independent analog switches (transmission gates). FEATURES •

文件：109.95 Kbytes 页数：14 Pages

PHI

飞利浦

Quad single-pole single-throw analog switch

The 74HC4016 is a quad single pole, single throw analog switch. Each switch features two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interf • Input levels nE inputs:• For 74HC4016: CMOS level\n\n• Typical ‘break before make’ built-in\n• Low 'ON' resistance:• 160 Ω (typical) at VCC = 4.5 V\n• 120 Ω (typical) at VCC = 6.0 V\n• 80 Ω (typical) at VCC = 9.0 V\n\n• Specified in compliance with JEDEC standard no. 7A\n• ESD protection:• HBM JES;

Nexperia

安世