Dual 4-input multiplexer

GENERAL DESCRIPTION The 74HC/HCT153 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT153 have two identical 4-input multiplexers which select two bits of data from up to fo

文件：46.32 Kbytes 页数：7 Pages

PHI

飞利浦

Dual 4-input multiplexer

The 74HC153; 74HCT153 is a dual 4-input multiplexer. The device features independent enable inputs (nE) and common data select inputs (S0 and S1). For each multiplexer, the select inputs select one of the four binary inputs and routes it to the multiplexer output (nY). A HIGH on E forces the corresp • Input levels:• For 74HC153: CMOS level\n• For 74HCT153: TTL level\n\n• Non-inverting outputs\n• Separate enable input for each output\n• Common select inputs\n• Complies with JEDEC standard no. 7A\n• Permits multiplexing from n lines to 1 line\n• Enable line provided for cascading (n lines to 1 li;

Nexperia

安世

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 信号开关，多路复用器，解码器 描述：IC MULTIPLEXER 2 X 4:1 16SSOP

NEXPERIA

安世

Package：16-SSOP（0.209"，5.30mm 宽）；包装：管件 类别：集成电路（IC） 信号开关，多路复用器，解码器 描述：IC MULTIPLEXER 2 X 4:1 16SSOP

NEXPERIA

安世