256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

3.3V 256K x 36 ZBT Synchronous 3.3V I/O Flowthrough SRAM

The 71V65703 3.3V CMOS SRAM is organized as 256K x 36. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBTTM, or Zero Bus Turnaround. The 71V65703 contain address, data-in and control signal regist High performance system speed - 100 MHz\n(7.5 ns Clock-to-Data Access)\nZBTTM Feature - No dead cycles between write and read\ncycles\nInternally synchronized output buffer enable eliminates the need to control OE\nSingle R/W (READ/WRITE) control pin\n4-word burst capability (Interleaved or linear)\;

Renesas

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨

256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

Features ◆ 256K x 36, 512K x 18 memory configurations ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) ◆ ZBTTM Feature - No dead cycles between write and read cycles ◆ Internally synchronized output buffer enable eliminates the need to control OE ◆ Single R/

文件：311.56 Kbytes 页数：27 Pages

RENESAS

瑞萨