首页>UPD46184362BF1-E40Y-EQ1-A>规格书详情
UPD46184362BF1-E40Y-EQ1-A中文资料PDF规格书
相关芯片规格书
更多- UPD4616112-X
- UPD46184095B
- UPD46184095BF1-E33-EQ1
- UPD46184095BF1-E33-EQ1-A
- UPD46184095BF1-E33Y-EQ1
- UPD46184095BF1-E33Y-EQ1-A
- UPD46184095BF1-E40-EQ1
- UPD46184095BF1-E40-EQ1-A
- UPD46184095BF1-E40Y-EQ1
- UPD46184095BF1-E40Y-EQ1-A
- UPD46184182BF1-E40-EQ1
- UPD46184182BF1-E40-EQ1-A
- UPD46184182BF1-E40Y-EQ1
- UPD46184182BF1-E40Y-EQ1-A
- UPD46184182BF1-E33-EQ1
- UPD46184182BF1-E33-EQ1-A
- UPD46184182BF1-E33Y-EQ1
- UPD46184182BF1-E33Y-EQ1-A
UPD46184362BF1-E40Y-EQ1-A规格书详情
Features
• 1.8 ± 0.1 V power supply
• 165-pin PLASTIC BGA (13 x 15)
• HSTL interface
• PLL circuitry for wide output data valid window and future frequency scaling
• Pipelined double data rate operation
• Common data input/output bus
• Two-tick burst for low DDR transaction size
• Two input clocks (K and K#) for precise DDR timing at clock rising edges only
• Two output clocks (C and C#) for precise flight time
and clock skew matching-clock and data delivered together to receiving device
• Internally self-timed write control
• Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed.
• User programmable impedance output (35 to 70 Ω)
• Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz)
• Simple control logic for easy depth expansion
• JTAG 1149.1 compatible test access port
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
NEC |
BGA |
6000 |
原装现货,长期供应,终端可账期 |
询价 | |||
RENESAS/瑞萨 |
22+ |
BGA |
50000 |
只做原装正品,假一罚十,欢迎咨询 |
询价 | ||
RENESAS/瑞萨 |
23+ |
BGA |
8120 |
全新原装正品现货 假一赔十 |
询价 | ||
RENESAS |
2023+ |
1405 |
700000 |
柒号芯城跟原厂的距离只有0.07公分 |
询价 | ||
NEC |
2020+ |
BGA |
8000 |
只做自己库存,全新原装进口正品假一赔百,可开13%增 |
询价 | ||
RENESAS/瑞萨 |
23+ |
BGA |
90000 |
只做原厂渠道价格优势可提供技术支持 |
询价 | ||
RENESAS |
2023+ |
1405 |
8800 |
正品渠道现货 终端可提供BOM表配单。 |
询价 | ||
RENESAS |
/ |
1405 |
2 |
全新原装,支持实单,假一罚十,德创芯微 |
询价 | ||
RENESAS |
21+ |
/ |
2 |
原装现货假一赔十 |
询价 | ||
RENESAS/瑞萨 |
22+ |
BGA |
3255 |
强势库存!原装现货! |
询价 |