首页 >N74F112D-T>规格书列表

零件编号下载&订购功能描述制造商&上传企业LOGO

74F112

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

74F112PC

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112PC

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SC

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SC

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SJ

DualJKNegativeEdge-TriggeredFlip-Flop

GeneralDescription The74F112containstwoindependent,high-speedJKflipflopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJ

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

74F112SJ

DualJKNegativeEdge-TriggeredFlip-Flop

FairchildFairchild Semiconductor

仙童半导体飞兆/仙童半导体公司

I74F112D

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

I74F112N

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

MC74F112

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112D

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112J

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

MC74F112N

DUALJKNEGATIVEEDGE-TRIGGEREDFLIP-FLOP

TheMC74F112containstwoindependent,high-speedJKflip-flopswithDirectSetandClearinputs.Synchronousstatechangesareinitiatedbythefallingedgeoftheclock.Triggeringoccursatavoltageleveloftheclockandisnotdirectlyrelatedtothetransitiontime.TheJandKinputscanc

MotorolaMotorola, Inc

摩托罗拉

N74F112D

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

N74F112N

DualJ-Knegativeedge-triggeredflip-flop

DESCRIPTION The74F112,DualNegativeEdge-TriggeredJK-TypeFlip-Flop,featureindividualJ,K,Clock(CPn),Set(SD)andReset(RD)inputs,true(Qn)andcomplementary(Qn)outputs. TheSDandRDinputs,whenLow,setorresettheoutputsasshownintheFunctionTable,regardlessofthelevel

PhilipsROYAL PHILIPS

飞利浦荷兰皇家飞利浦

SN74F112

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOPWITHCLEARANDPRESET

TITexas Instruments

德州仪器美国德州仪器公司

SN74F112D

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOPWITHCLEARANDPRESET

TITexas Instruments

德州仪器美国德州仪器公司

SN74F112D

DUALNEGATIVE-EDGE-TRIGGEREDJ-KFLIP-FLOP

TI1Texas Instruments(TI)

德州仪器德州仪器 (TI)

详细参数

  • 型号:

    N74F112D-T

  • 功能描述:

    触发器 DUAL J-K POS EDGE

  • RoHS:

  • 制造商:

    Texas Instruments

  • 电路数量:

    2

  • 逻辑系列:

    SN74

  • 逻辑类型:

    D-Type Flip-Flop

  • 极性:

    Inverting, Non-Inverting

  • 输入类型:

    CMOS

  • 传播延迟时间:

    4.4 ns

  • 高电平输出电流:

    - 16 mA

  • 低电平输出电流:

    16 mA

  • 电源电压-最大:

    5.5 V

  • 最大工作温度:

    + 85 C

  • 安装风格:

    SMD/SMT

  • 封装/箱体:

    X2SON-8

  • 封装:

    Reel

供应商型号品牌批号封装库存备注价格
Sig
87
DIP-16
99
询价
PHILIPS
16+
原装进口原厂原包接受订货
12310
原装现货假一罚十
询价
23+
N/A
85500
正品授权货源可靠
询价
PHILIPS
6000
面议
19
DIP/SMD
询价
PHILIPS/飞利浦
22+
DIP16
6521
只做原装正品现货!或订货假一赔十!
询价
PHILIPS/飞利浦
DIP
265209
假一罚十原包原标签常备现货!
询价
PHILIPS/飞利浦
23+
DIP
50000
全新原装正品现货,支持订货
询价
PHILIPS
21+
DIP
10000
原装现货假一罚十
询价
PHILIPS/飞利浦
2022
DIP
80000
原装现货,OEM渠道,欢迎咨询
询价
PHILIPS/飞利浦
DIP16
28533
原盒原标,正品现货 诚信经营 价格美丽 假一罚十!
询价
更多N74F112D-T供应商 更新时间2024-5-16 15:30:00