首页>HY57V561620CLTP-P>规格书详情
HY57V561620CLTP-P中文资料PDF规格书
相关芯片规格书
更多- HY57V561620CLT-8
- HY57V561620CLTP-8
- HY57V561620BT-6I
- HY57V561620BT-PI
- HY57V561620CLT-6
- HY57V561620CLTP-6
- HY57V561620CLTP-K
- HY57V561620BT-8I
- HY57V561620BLT-8I
- HY57V561620BLT-SI
- HY57V561620C
- HY57V561620CLT-7
- HY57V561620CLTP-H
- HY57V561620CLT-P
- HY57V561620BLT-6I
- HY57V561620BLT-KI
- HY57V561620BT-HI
- HY57V561620CLTP-7
HY57V561620CLTP-P规格书详情
DESCRIPTION
The HY57V561620C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620C is organized as 4banks of 4,194,304x16.
HY57V561620C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
• Single 3.3±0.3V power supply
• All device pins are compatible with LVTTL interface
• JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
• All inputs and outputs referenced to positive edge of system clock
• Data mask function by UDQM, LDQM
• Internal four banks operation
• Auto refresh and self refresh
• 8192 refresh cycles / 64ms
• Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
• Programmable CAS Latency ; 2, 3 Clocks
• Ambient Temperature: -40~85°C
产品属性
- 型号:
HY57V561620CLTP-P
- 制造商:
HYNIX
- 制造商全称:
Hynix Semiconductor
- 功能描述:
4 Banks x 4M x 16Bit Synchronous DRAM
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
HY |
14+ |
TSOP54 |
28 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
询价 | ||
HY |
23+ |
TSSOP54 |
100 |
大批量供应优势库存热卖 |
询价 | ||
HY |
23+ |
TSOP54 |
7635 |
全新原装优势 |
询价 | ||
Hynix/SK hynix/海力士/海力士半 |
21+ |
TSOP |
459 |
优势代理渠道,原装正品,可全系列订货开增值税票 |
询价 | ||
HY |
2018+ |
SMD |
20000 |
一级代理原装现货假一罚十 |
询价 | ||
HY |
23+ |
TSOP |
90000 |
只做原厂渠道价格优势可提供技术支持 |
询价 | ||
HY |
2018+ |
TSOP54 |
6528 |
只做原装正品假一赔十!只要网上有上百分百有库存放心 |
询价 | ||
HY |
NEW+ |
TSOP |
5957 |
询价 | |||
HY |
TSOP54 |
68900 |
原包原标签100%进口原装常备现货! |
询价 | |||
2022 |
TSOP |
1300 |
询价 |