首页>ADC32RF54_V02>规格书详情
ADC32RF54_V02中文资料PDF规格书
ADC32RF54_V02规格书详情
1 Features
• 14-Bit, dual channel 2.6 to 3-GSPS ADC
• Noise spectral density:
– NSD = -155.6 dBFS/Hz (no AVG)
– NSD = -158.1 dBFS/Hz (2x AVG)
– NSD = -160.4 dBFS/Hz (4x AVG)
• Single core (non-interleaved) ADC architecture
• Aperture jitter: 50 fs
• Low close-in residual phase noise:
– -127 dBc/Hz at 10 kHz offset
• Spectral performance (fIN = 1 GHz, -4 dBFS):
– 2x internal averaging
– SNR: 62.3 dBFS
– SFDR HD2,3: 63 dBc
– SFDR worst spur: 85 dBFS
• Spectral performance (fIN = 1.8 GHz, -4 dBFS):
– 2x internal averaging
– SNR: 63 dBFS
– SFDR HD2,3: 68 dBc
– SFDR worst spur: 86 dBFS
• Input fullscale: 1.1 to 1.35 Vpp (2 to 3.5 dBm)
• Code error rate (CER): 10-15
• Full power input bandwidth (-3 dB): 2.75 GHz
• JESD204B serial data interface
– Maximum lane rate: 13 Gbps
– Supports subclass 1 deterministic latency
• Digital down-converters
– Up to four DDC per ADC channel
– Complex output: 4x to 128x decimation
– 48-bit NCO phase coherent frequency hopping
– Fast frequency hopping: < 1 us
• Power consumption: 2.6 W/channel (2x AVG)
• Power supplies: 1.8 V, 1.2 V
2 Applications
• Phased array radar
• Spectrum analyzer
• Software defined radio (SDR)
• Electronic warfare
• High-speed digitizer
• Cable infrastructure
• Communications infrastructure
3 Description
The ADC32RF5x is a single core 14-bit, 2.6
GSPS to 3 GSPS, dual channel analog to digital
converters (ADC) that supports RF sampling with
input frequencies up to 3 GHz. The design maximizes
signal-to-noise ratio (SNR) and delivers a noise
spectral density of -155 dBFS/Hz. Using additional
internal ADCs along with on-chip signal averaging, the
noise density improves to -161 dBFS/Hz.
Each ADC channel can be connected to a quad-band
digital down-converter (DDC) using a 48-bit NCO
which supports phase coherent frequency hopping.
Using the GPIO pins for NCO frequency control,
frequency hopping can be achieved in less than 1 μs.
The ADC32RF54 and ADC32RF55 supports the
JESD204B serial data interface with subclass 1
deterministic latency using data rates up to 13 Gbps.
The power efficient ADC architecture consumes 2.1
W/ch at 3 Gsps and provides power scaling with lower
sampling rates.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI/德州仪器 |
21+ |
NA |
1500 |
只做原装!原厂和代理商的搬运工! |
询价 | ||
TI |
21+ |
QFN |
9000 |
只做原装假一罚十 15118075546 |
询价 | ||
TI(德州仪器) |
23+ |
NA |
20094 |
正纳10年以上分销经验原装进口正品做服务做口碑有支持 |
询价 | ||
TI |
22+ |
VQFN72 |
2000 |
原厂原装,价格优势!13246658303 |
询价 | ||
TI |
21+ |
QFN |
480 |
原装现货假一赔十 |
询价 | ||
TI |
21+ |
QFN |
56000 |
公司进口原装现货 批量特价支持 |
询价 | ||
TI |
三年内 |
1983 |
纳立只做原装正品13590203865 |
询价 | |||
TI |
2018+ |
SMD |
768 |
数据转换IC开发工具 |
询价 | ||
TI |
22 |
QFN |
39890 |
3月31原装,微信报价 |
询价 | ||
TI |
21+ |
VQFN72 |
31286 |
原厂原装渠道刚到新货假一罚十可开增票 |
询价 |