首页>A67P9318E-4.2F>规格书详情
A67P9318E-4.2F中文资料PDF规格书
A67P9318E-4.2F规格书详情
General Description
The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process.
The A67P9318, A67P8336 SRAMs integrate a 512K X 18, 256K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during Write-Read alternation.
Features
■ Fast access time: 2.6/2.8/3.2/3.5/3.8/4.2 (250/227/200/166/150/133MHz)
■ Zero Bus Latency between READ and WRITE cycles allows 100 bus utilization
■ Signal +2.5V ± 5 power supply
■ Individual Byte Write control capability
■ Clock enable ( CEN) pin to enable clock and suspend operations
■ Clock-controlled and registered address, data and control signals
■ Registered output for pipelined applications
■ Three separate chip enables allow wide range of options for CE control, address pipelining
■ Internally self-timed write cycle
■ Selectable BURST mode (Linear or Interleaved)
■ SLEEP mode (ZZ pin) provided
■ Available in 100 pin LQFP package
产品属性
- 型号:
A67P9318E-4.2F
- 制造商:
AMICC
- 制造商全称:
AMIC Technology
- 功能描述:
512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
AMIC |
20+ |
N/A |
8800 |
只做原装正品 |
询价 | ||
ON/安森美 |
23+ |
SOT323 |
15000 |
全新原装现货,价格优势 |
询价 | ||
ALLEGRO/雅丽高 |
24+ |
DIP |
990000 |
明嘉莱只做原装正品现货 |
询价 | ||
AMICC |
23+ |
原厂原包 |
19960 |
只做进口原装 终端工厂免费送样 |
询价 | ||
ALLEGRO |
2020+ |
原厂封装 |
3422 |
专营军工航天芯片,只做全新原装,价格超低! |
询价 | ||
Allegro MicroSystems LLC |
23+ |
14DIP |
9000 |
原装正品,支持实单 |
询价 | ||
ALLEGRO/雅丽高 |
DIP |
265209 |
假一罚十原包原标签常备现货! |
询价 | |||
ALLEGRO |
22+ |
原厂原封 |
8200 |
原装现货库存.价格优势!! |
询价 | ||
ALLEGRO/雅丽高 |
23+ |
DIP |
20000 |
原装正品 欢迎咨询 |
询价 | ||
ATH |
1535+ |
370 |
询价 |