1. General description

The 74LVC16245A; 74LVCH16245A is a 16-bit transceiver with 3-state outputs. The device can be

used as two 8-bit transceivers or one 16-bit transceiver. The device features two output enables

(1OE and 2OE) each controlling eight outputs, and two send/receive (1DIR and 2DIR) inputs for

direction control. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices

as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

The 74LVCH16245A bus hold on data inputs eliminates the need for external pull-up resistors to

hold unused inputs.

2. Features and benefits

• Overvoltage tolerant inputs to 5.5 V

• Wide supply voltage range from 1.2 V to 3.6 V

• CMOS low power dissipation

• MULTIBYTE flow-through standard pin-out architecture

• Low inductance multiple power and ground pins for minimum noise and ground bounce

• Direct interface with TTL levels

• IOFF circuitry provides partial Power-down mode operation

• All data inputs have bus hold (74LVCH16245A only)

• Complies with JEDEC standard:

• JESD8-7A (1.65 V to 1.95 V)

• JESD8-5A (2.3 V to 2.7 V)

• JESD8-C/JESD36 (2.7 V to 3.6 V)

• ESD protection:

• HBM JESD22-A114F exceeds 2000 V

• MM JESD22-A115-B exceeds 200 V

• CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V

• Specified from -40 °C to +85 °C and -40 °C to +125 °C

74LVCH16245ADGG属于集成电路（IC） > 缓冲器，驱动器，接收器，收发器。安世半导体(中国)有限公司制造生产的74LVCH16245ADGG缓冲器，驱动器，接收器，收发器逻辑缓冲器、驱动器、接收器和收发器允许隔离对某个电路的逻辑信号的访问，以用于另一电路。缓冲器将其输入信号（不变或反相）传递到其输出，并可能用于清除弱信号或驱动负载。在布尔逻辑仿真器中，缓冲器主要用于增加传播延迟。逻辑接收器和收发器允许在数据总线之间进行隔离通信。