首页>74AUP2G125DC>规格书详情
74AUP2G125DC集成电路(IC)缓冲器驱动器接收器收发器规格书PDF中文资料
厂商型号 |
74AUP2G125DC |
参数属性 | 74AUP2G125DC 封装/外壳为8-VFSOP(0.091",2.30mm 宽);包装为卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带;类别为集成电路(IC) > 缓冲器,驱动器,接收器,收发器;产品描述:IC BUF NON-INVERT 3.6V 8VSSOP |
功能描述 | Low-power dual buffer/line driver; 3-state |
文件大小 |
326.94 Kbytes |
页面数量 |
23 页 |
生产厂商 | Nexperia B.V. All rights reserved |
企业简称 |
NEXPERIA【安世】 |
中文名称 | 安世半导体(中国)有限公司官网 |
原厂标识 | |
数据手册 | |
更新时间 | 2024-5-24 17:51:00 |
74AUP2G125DC规格书详情
1. General description
The 74AUP2G125 is a dual buffer/line driver with 3-state outputs controlled by the output enable
inputs (nOE). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and
fall times. This device ensures very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry
disables the output, preventing the potentially damaging backflow current through the device when
it is powered down.
2. Features and benefits
• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• CMOS low power dissipation
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD78B Class II
• Overvoltage tolerant inputs to 3.6 V
• Low noise overshoot and undershoot < 10 of VCC
• Input-disable feature allows floating input conditions
• IOFF circuitry provides partial Power-down mode operation
• Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
• Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.9 V to 1.65 V)
• JESD8-7 (1.2 V to 1.95 V)
• JESD8-5 (1.8 V to 2.7 V)
• JESD8-B (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F Class 3A exceeds 5000 V
• MM JESD22-A115-A exceeds 200 V
• CDM JESD22-C101E exceeds 1000 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C
74AUP2G125DC属于集成电路(IC) > 缓冲器,驱动器,接收器,收发器。安世半导体(中国)有限公司制造生产的74AUP2G125DC缓冲器,驱动器,接收器,收发器逻辑缓冲器、驱动器、接收器和收发器允许隔离对某个电路的逻辑信号的访问,以用于另一电路。缓冲器将其输入信号(不变或反相)传递到其输出,并可能用于清除弱信号或驱动负载。在布尔逻辑仿真器中,缓冲器主要用于增加传播延迟。逻辑接收器和收发器允许在数据总线之间进行隔离通信。
产品属性
- 产品编号:
74AUP2G125DC,125
- 制造商:
Nexperia USA Inc.
- 类别:
集成电路(IC) > 缓冲器,驱动器,接收器,收发器
- 系列:
74AUP
- 包装:
卷带(TR)剪切带(CT)Digi-Reel® 得捷定制卷带
- 逻辑类型:
缓冲器,非反向
- 每个元件位数:
1
- 输出类型:
三态
- 电流 - 输出高、低:
4mA,4mA
- 电压 - 供电:
0.8V ~ 3.6V
- 工作温度:
-40°C ~ 125°C(TA)
- 安装类型:
表面贴装型
- 封装/外壳:
8-VFSOP(0.091",2.30mm 宽)
- 供应商器件封装:
8-VSSOP
- 描述:
IC BUF NON-INVERT 3.6V 8VSSOP
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
NXP(恩智浦) |
23+ |
NA/ |
8735 |
原厂直销,现货供应,账期支持! |
询价 | ||
NXP(恩智浦) |
23+ |
标准封装 |
16048 |
全新原装正品/价格优惠/质量保障 |
询价 | ||
Nexperia(安世) |
22+ |
VSSOP-8 |
9852 |
只做原装正品现货,或订货假一赔十! |
询价 | ||
NEXPERIA/安世 |
21+ |
NA |
18000 |
只做原装,一定有货,不止网上数量,量多可订货! |
询价 | ||
NXP/恩智浦 |
23+ |
NA |
25630 |
原装正品 |
询价 | ||
NXP/恩智浦 |
22+ |
NA |
10000 |
绝对全新原装现货热卖 |
询价 | ||
NXP |
21+ |
8VSSOP US8 |
13880 |
公司只售原装,支持实单 |
询价 | ||
NXP/恩智浦 |
22+ |
N/A |
17405 |
现货,原厂原装假一罚十! |
询价 | ||
NXP/恩智浦 |
21+ |
NA |
12820 |
只做原装,质量保证 |
询价 | ||
NXP/恩智浦 |
标准封装 |
58998 |
一级代理原装正品现货期货均可订购 |
询价 |