首页>74ALVCH16652DGG>规格书详情
74ALVCH16652DGG集成电路(IC)缓冲器驱动器接收器收发器规格书PDF中文资料
厂商型号 |
74ALVCH16652DGG |
参数属性 | 74ALVCH16652DGG 封装/外壳为56-TFSOP(0.240",6.10mm 宽);包装为管件;类别为集成电路(IC) > 缓冲器,驱动器,接收器,收发器;产品描述:IC TXRX NON-INVERT 3.6V 56TSSOP |
功能描述 | 16-bit transceiver/register with dual enable; 3-state |
文件大小 |
260.39 Kbytes |
页面数量 |
18 页 |
生产厂商 | Nexperia B.V. All rights reserved |
企业简称 |
NEXPERIA【安世】 |
中文名称 | 安世半导体(中国)有限公司官网 |
原厂标识 | |
数据手册 | |
更新时间 | 2024-5-19 22:03:00 |
相关芯片规格书
更多74ALVCH16652DGG规格书详情
1. General description
The 74ALVCH16652 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, Dtype
flip-flops and control circuitry arranged for multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Data on the ‘A’ or ‘B’, or both buses, will be stored in the internal registers, at the appropriate clock
inputs (nCPAB or nCPBA) regardless of the select inputs (nSAB and nSBA) or output enable
(nOEAB and nOEBA) control inputs.
Depending on the select inputs nSAB and nSBA data can directly go from input to output (real-time
mode) or data can be controlled by the clock (storage mode), when OE inputs permit this operating
mode.
The output enable inputs nOEAB and nOEBA determine the operation mode of the transceiver.
When nOEAB is LOW, no data transmission from nBn to nAn is possible and when nOEBA is
HIGH, no data transmission from nBn to nAn is possible.
When nSAB and nSBA are in the real-time transfer mode, it is also possible to store data without
using the internal D-type flip-flops by simultaneously enabling nOEAB and nOEBA. In this
configuration each output reinforces its input.
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
2. Features and benefits
• Wide supply voltage range of 1.2 V to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• Current drive ±24 mA at VCC = 3.0 V.
• MULTIBYTE flow-through standard pin-out architecture
• Low inductance multiple VCC and GND pins for minimum noise and ground bounce
• All data inputs have bushold
• Output drive capability 50 Ω transmission lines at 85 °C
• Complies with JEDEC standards:
• JESD8-5 (2.3 V to 2.7 V)
• JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
• CDM JESD22-C101E exceeds 1000 V
74ALVCH16652DGG属于集成电路(IC) > 缓冲器,驱动器,接收器,收发器。安世半导体(中国)有限公司制造生产的74ALVCH16652DGG缓冲器,驱动器,接收器,收发器逻辑缓冲器、驱动器、接收器和收发器允许隔离对某个电路的逻辑信号的访问,以用于另一电路。缓冲器将其输入信号(不变或反相)传递到其输出,并可能用于清除弱信号或驱动负载。在布尔逻辑仿真器中,缓冲器主要用于增加传播延迟。逻辑接收器和收发器允许在数据总线之间进行隔离通信。
产品属性
- 产品编号:
74ALVCH16652DGG,11
- 制造商:
Nexperia USA Inc.
- 类别:
集成电路(IC) > 缓冲器,驱动器,接收器,收发器
- 系列:
74ALVCH
- 包装:
管件
- 逻辑类型:
收发器,非反相
- 每个元件位数:
8
- 输出类型:
三态
- 电流 - 输出高、低:
24mA,24mA
- 电压 - 供电:
2.3V ~ 2.7V,3V ~ 3.6V
- 工作温度:
-40°C ~ 85°C(TA)
- 安装类型:
表面贴装型
- 封装/外壳:
56-TFSOP(0.240",6.10mm 宽)
- 供应商器件封装:
56-TSSOP
- 描述:
IC TXRX NON-INVERT 3.6V 56TSSOP
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
NXP/恩智浦 |
23+ |
SO-20 |
30000 |
原装正品公司现货,假一赔十! |
询价 | ||
PHILIPS/飞利浦 |
22+ |
TSSOP |
8000 |
原装正品支持实单 |
询价 | ||
NXP/恩智浦 |
21+ |
SO-20 |
8080 |
只做原装,质量保证 |
询价 | ||
NXP-恩智浦 |
24+25+/26+27+ |
TSSOP-56 |
9328 |
一一有问必回一特殊渠道一有长期订货一备货HK仓库 |
询价 | ||
5000 |
公司存货 |
询价 | |||||
NXP/恩智浦 |
23+ |
SO-20 |
34009 |
原装正品实单可谈 库存现货 |
询价 | ||
Nexperia(安世) |
23+ |
TSSOP566 |
2886 |
原装现货,免费供样,技术支持,原厂对接 |
询价 | ||
NXP/恩智浦 |
22+ |
TSSOP-14 |
12000 |
只有原装,原装,假一罚十 |
询价 | ||
Nexperia |
23/22+ |
NA |
9000 |
代理渠道.实单必成 |
询价 | ||
NXP USA Inc. |
24+ |
56-TFSOP(0.240,6.10mm 宽) |
9350 |
独立分销商,公司只做原装,诚心经营,免费试样正品保证 |
询价 |