首页>74ALS109AN>规格书详情
74ALS109AN中文资料PDF规格书
74ALS109AN规格书详情
DESCRIPTION
The 74ALS109A is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock (CP) input.
The J and K are edge-triggered inputs which control the state changes of the flip-flops as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. The J and K inputs must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. The JK design allows operation as a D flip-flop by tying J and K inputs together. Although the clock input is level sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.
产品属性
- 型号:
74ALS109AN
- 制造商:
PHILIPS
- 制造商全称:
NXP Semiconductors
- 功能描述:
Dual J-K positive edge-triggered flip-flop with set and reset
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
FSC |
23+ |
sop |
3200 |
全新原装、诚信经营、公司现货销售 |
询价 | ||
TI/德州仪器 |
22+ |
SOIC-165.2mm |
9600 |
原装现货,优势供应,支持实单! |
询价 | ||
TI |
SOP |
608900 |
原包原标签100%进口原装常备现货! |
询价 | |||
SIG |
23+ |
DIP14 |
18000 |
全新原装现货,假一赔十 |
询价 | ||
FSC |
01+ |
SOP14 |
4510 |
现货 |
询价 | ||
FSC |
2016+ |
SOP14 |
6528 |
只做进口原装现货!假一赔十! |
询价 | ||
MITSUBISHI |
23+ |
SOP |
20000 |
全新原装假一赔十 |
询价 | ||
FSC |
21+ |
SOP14 |
4510 |
原装现货假一赔十 |
询价 | ||
TI |
22+ |
SOP5.2 |
2987 |
只售原装自家现货!诚信经营!欢迎来电! |
询价 | ||
TI |
22+ |
SOIC-16 |
360000 |
进口原装房间现货实库实数 |
询价 |